(19) World Intellectual Property Organization International Bureau



(43) International Publication Date 2 October 2003 (02.10.2003)

(10) International Publication Number WO 03/081645 A2

(51) International Patent Classification7:

(21) International Application Number: PCT/US03/07485

(22) International Filing Date: 10 March 2003 (10.03.2003)

(25) Filing Language:

English

H01L 21/00

(26) Publication Language:

English

(30) Priority Data:

60/365,962 10/379,439 19 March 2002 (19.03.2002) US 3 March 2003 (03.03.2003)

(71) Applicant: APPLIED MATERIALS, INC. [US/US]; P.O. Box 450A, Santa Clara, CA 95052 (US).

(72) Inventors: HSIEH, Chang-Lin; 1071 Regency Knoll Drive, San Jose, CA 95129 (US). MA, Diana, Xiaobing; 19600 Kilt Court, Saratoga, CA 95070 (US). SHIEH, Brian, Sy Yuan; 3727 Louis Road, Palo Alto, CA 94303 (US). YIN, Gerald, Zheyao; 5511 Country Club Parkway, San Jose, CA 95138 (US). SUN, Jennifer; 9964 Alpine Terrace, Sunnyvale, CA 94086 (US). THACH, Senh; 32257 Jean Drive, Union City, CA 94587 (US). LUO, Lee; 222 Burnswick Place, Fremont, CA 94539 (US). BJORKMAN, Claes, H.; 1532 California Street #5, Mountain View, CA 94041 (US).


- (74) Agents: SHAFFER, William, L. et al.; TOWNSEND AND TOWNSEND AND CREW LLP, Two Embarcadero Center, 8th Floor, San Francisco, CA 94111-3834 (US).
- (81) Designated States (national): CN, JP, KR, SG.
- (84) Designated States (regional): European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR).

Published:

without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: SYSTEM LEVEL IN-SITU INTEGRATED DIELECTRIC ETCH PROCESS PARTICULARLY USEFUL FOR COP-PER DUAL DAMASCENE



(57) Abstract: An integrated in situ etch process performed in a multichamber substrate processing system having first and second etching chambers. In one embodiment the first chamber includes an interior surface that has been roughened to at least 100 Ra and the second chamber includes an interior surface that has a roughness of less than about 32 Ra. The process includes transferring a substrate having formed thereon in a downward direction a patterned photoresist mask, a dielectric layer, a barrier layer and a feature in the substrate to be contacted into the first chamber where the dielectric layer is etched in a process that encourages polymer formation over the roughened interior surface of the chamber. The substrate is then transferred from the first chamber to the second chamber under vacuum conditions and, in the second chamber, is exposed to a reactive plasma such as oxygen to strip away the photoresist mask deposited over the substrate. After the photoresist mask is stripped, the barrier layer is etched through to the feature to be contacted in the second chamber of the multichamber substrate processing system using a process that discourages polymer formation over the relatively smooth interior surface of the second chamber. All three etching steps are performed in a system level in situ process so that the substrate is not exposed to an ambient between steps. In some embodiments the interior surface of the first chamber has a roughness between 100 and 200 Ra and in other embodiments the roughness of the first chamber's interior surface is between 110 and 160 Ra.



5

10

15

20

25

30

SYSTEM LEVEL IN-SITU INTEGRATED DIELECTRIC ETCH PROCESS PARTICULARLY USEFUL FOR COPPER DUAL DAMASCENE

CROSS REFERENCE TO RELATED APPLICATIONS

[01] This application is a continuation-in-part of U.S. Application No. 09/538,443, filed March 29, 2000, which claims priority from U.S. Provisional Application No. 60/173,412, filed December 28, 1999. This application also claims the benefit of U.S. Provisional Application No. 60/365,962, filed March 19, 2002. The 09/538,443; 60/173,412 and 60/365,962 applications are incorporated herein by reference.

BACKGROUND OF THE INVENTION

- [02] The present invention relates to plasma etch processes used in the manufacture of semiconductor integrated circuits. More specifically, the present invention relates to a system level *in situ* integrated process for etching layered dielectric structures serving as inter-level dielectric layers.
- [03] The technology of fabricating semiconductor integrated circuits continues to advance in the number of transistors, capacitors and other electronic devices that can be fabricated on a single integrated circuit chip. This increasing level of integration is being accomplished in large part by decreasing the minimum feature sizes of the integrated circuits. The increasing level of integration has also resulted in an increase in the number of layers that make up the integrated circuit. Even as the number of layers in the integrated circuit continues to increase, advanced processes are being developed which allow for a reduction in the number of processing steps for a functional layer. However, these advanced processes often make extraordinary demands upon the chemistry of the etching process. Dielectric etching has presented some of the most difficult demands.
- [04] In the past, one common material for inter-level dielectric materials in integrated circuits was undoped silicon dioxide, which has a dielectric constant (k) generally between about 3.9-4.2. In recent years, semiconductor manufacturers have instead been using materials for inter-level insulation layers that have a dielectric constant below that of silicon dioxide. Two such materials that are now commonly used include fluorine-doped silica glass (FSG), which has a k value

generally between about 3.4-3.7 and carbon-doped silica glass (SiOC films) which has a k value between about 2.5 and 3.1.

dielectric constant lower than silicon dioxide, many semiconductor manufacturers are using copper rather than aluminum in the formation of their multilevel interconnect structures. Because copper is difficult to etch in a precise pattern, however, the traditional deposition/selective etch process used for forming such interconnects has become disfavored. Accordingly, a process referred to as a dual damascene process, is used by many semiconductor manufacturers to form copper interconnects. In a dual damascene process, one or more blanket intermetal dielectric layers are deposited and then subsequently patterned and etched to define both the interlayer vias and the interconnect lines. Copper or another conductive material is then inlaid into the defined pattern and any excess conductive material is removed from the top of the structure in a planarization process, such as a chemical mechanical polishing (CMP) process.

[06] The etching of the dielectric layer in such a dual damascene process typically includes two separate lithography steps. One step defines the trenches and another the vias. One particular type of dual damascene structure, illustrated in sectioned isometric view, is shown in Fig. 1.

[07] As shown in Fig. 1, a substrate 10 includes a conductive feature 11 in its surface. If substrate 10 already includes a wiring level at its surface, the conductive feature 11 is metallic and may be a previously formed dual damascene metalization. The interconnection between two metallic wiring levels is called a via. Conventionally, the metal forming the metalization has been aluminum and its alloys or tungsten, but many advanced integrated circuits are now being designed with copper metalization. Alternatively, conductive feature 11 may be a doped region in silicon substrate 10, for example, a source or drain. In this case, the interconnection between the silicon layer and a first metalization layer is called a contact. Although the method and technique of the present invention may be beneficially applied to the formation of contacts, the invention is believed to be particularly useful in the formation of vias, particularly copper vias and underlying copper lines 11.

[08] A lower stop layer 12 (sometimes referred to as a barrier layer when deposited over metalization), a lower dielectric layer 14, a middle stop layer 16, and an upper dielectric layer 20 are deposited over substrate 10 and included conductive feature 11. Stop layers 12, 16 have compositions relative to those of

5

10

15

20

25

dielectric layers 14, 20 such that an etch chemistry is available which effectively etches a vertical hole in the overlying dielectric layer 14, 20 but stops on the stop layer 12, 16. That is, the etch selectively etches the dielectric layer over the stop layer. Alternatively stated, the dielectric etch is selective to the stop material. As mentioned before, more advanced circuits are being designed with the two dielectric layers 14, 20 being composed of a dielectric material having a lower dielectric constant than that of silicon dioxide, such as carbon-doped silica glass. Accordingly, the specific example of the damascene structure described here uses Black DiamondTM, which is an SiOC material (sometimes referred to as an SiCOH material), developed by Applied Materials the assignee of the present invention, as the via and trench dielectric layers. Two typical stop or barrier materials for Black DiamondTM are either a silicon carbide (SiC or SiCN) material, such as BloKTM also developed by Applied Materials or silicon nitride (SiN). Black DiamondTM and BloKTM are each trademarks of Applied Materials, the assignee of the present invention.

[09] Black Diamond™ and BloK™ can be grown in successive steps in a single reactor or in separate chambers of the same multichamber system by plasma-enhanced chemical vapor deposition (PECVD) techniques. For example, Black Diamond™ can be grown using PECVD techniques using trimethylsilane (TMS) and molecular oxygen as the process gas. BloK™ can be grown in the same reactor using tetramethylcyclotetrasiloxane (TMCTS) as the silica precursor in the presence of a helium carrier gas. One advantage of BloK™ as a stop and/or barrier layer as opposed to silicon nitride is that BloK™ has a lower k value than silicon nitride. These examples are non-limiting and simply show one advantage of the illustrated vertical structure.

[10] The dual damascene etch structure shown in Fig. 1 is formed in the previously described vertical structure. Fig. 2 is a flowchart illustrating one processing sequence that can be performed to etch the dual damascene structure shown in Fig. 1. As shown in Fig. 2, after all the dual damascene layers 12, 14, 16, 20 are grown in a horizontally unpatterned vertical structure (step 74), a first photoresist layer is deposited over trench dielectric layer 20 and patterned with apertures corresponding to the via holes 18 (step 76). Next, an extended via hole is etched from the top of trench dielectric layer 20 to the top of barrier layer 12 using a multistep etch process that must etch very deeply. This step may etch a very narrow hole (e.g., a hole having a

5

10

15

20

25

width of 0.1 or 0.13 µm and an aspect ratio of greater than 10:1 for contact etching and between about 4-6:1 for typical interlevel dual damascene applications). This multistep etch process (step 78) is rather demanding and must take the possibility of etch stop into consideration. (Etch stop arises from the fact that the high selectivity of fluorocarbon-based oxide etches to underlying silicon or BloKTM as well as verticality of the sidewalls depend upon a polymer depositing on non-oxide surfaces and on the sidewalls. However, if the etching chemistry is too rich, favoring too much polymer formation, the polymer may bridge the sidewalls and cover the oxide bottom of the developing hole thereby preventing further etching.) Earlier steps in this multistep etch process must etch through both the upper trench dielectric layer and the upper BloKTM etch stop layer while the final step of the process requires good selectivity to underlying lower BloKTM barrier layer 12.

- is stripped and a new photoresist layer (not shown in Fig. 1) is deposited over the top of the trench dielectric layer 30 and patterned to the area of the trench 22 (step 80). Next, in a trench etch step (step 82), trench dielectric layer 20 is etched down to middle BloKTM stop layer 16, thereby forming trench 22. After trench etch 82, the photoresist layer is stripped (step 84) in a process that also removes any polymer produced during trench etch 82. Stripping the photoresist in step 84 is sometimes referred to as ashing. Finally, lower BloKTM barrier layer 12, which lies exposed at the bottom of via hole 18, is removed to expose contact or metal layer 11 (step 86).
- [12] The result of the above process is that a generally circular via hole 18 is etched through the via dielectric layer 14 and the lower BloKTM barrier layer 12 to reach the underlying conductive feature 11. Multiple such via holes 18 are etched to reach different ones of the conductive features 11. Trench 22 extends along the surface of substrate 10 and is etched through trench dielectric layer 20 and middle BloKTM stop layer 16.
- [13] After completion of this dual damascene etch structure, trench 22 and vias 18 are filled with a metal such as copper. One common technique used to fill trench 22 and via 18 with copper is electroplating. Copper may also be deposited in the trench and via areas using a physical vapor deposition (PVD) process, a chemical vapor deposition (CVD) process and/or electroless plating, however. Barrier layers are usually first conformally coated in the hole being filled. A typical barrier for copper

5

10

15

20

25

includes Ta/TaN. The metal is deposited to a thickness that overfills the trench 22 and also covers a top planar surface 30 of the upper oxide layer 30. Chemical mechanical polishing (CMP) is applied to the top surface of the wafer. CMP removes the relatively soft exposed metal but stops on the relatively hard dielectric layer 20. The result is a horizontal metal interconnect within the trench 22 and multiple vertical metal interconnects (vias) in the via holes 18.

- [14] As can be appreciated by those of skill in the art, the dual damascene etch process described above requires differing etch chemistries and etch capabilities for the steps used to etch through the trench dielectric layer, strip the photoresist and etch through the barrier layer (steps 82, 84, 86). Because of the different demands such processes place on substrate etching equipment and limitations in the equipment itself, many integrated circuit (IC) fabrication facilities employ separate pieces of equipment or systems within the fab to perform each step of the above described oxide etch sequence. Such an arrangement of equipment provides for an ex situ etch process because substrates must be transferred within the clean room between the various pieces of equipment. Exposure of the wafers to the air environment during the transfer between vacuum chambers may result in corrosion of the metal features of the partially processed integrated circuit. The well known susceptibility of copper to corrosion in air increases the destructive risk. Also, carbon-based residue that forms on the interior of the reactor chamber over time can redeposit on exposed copper surfaces. Since these carbon based residues can be extremely difficult to remove from copper, their presence can adversely impact upon subsequent formation of electrical contacts to the copper.
- [15] Furthermore, such an ex situ process may result in the formation of a polymer at the bottom of the contact or via area 18 that is not easily etched in stop layer open step 86. Thus, many integrated circuit manufactures that employ an ex situ process for steps 82, 84, 86 further perform a wet solvent etch by, e.g., dipping the substrate in an HF solution, between photoresist strip step 84 and stop layer open step 86.
- invention, have developed an integrated dielectric etch process that can be implemented in a single etch chamber thus eliminating the problems associated with exposing the substrate to the ambient during the etch process. One version of this single chamber etch process is described in U.S. Application No. 09/201,590 referred to above. The

5

10

15

20

PCT/US03/07485 WO 03/081645

process described in the 09/201,590 application provides an improvement in both etching results and cost of ownership as compared to previously known ex situ dielectric etch processes. The process also can be satisfactorily used to form dual damascene structures without requiring a wet solvent dip between the photoresist strip and stop layer open steps.

The dual damascene dielectric trench and via etch steps are [17]expected to be some of the primary steps in the fabrication of future advanced integrated circuits. Industry sources predict that the market for these dielectric etch solutions is one of the largest, if not the largest, markets for equipment substrate processing manufacturers. Thus, while the all-in-one single chamber in situ dielectric etch solution described in the above patent application provides a distinct improvement over ex situ processes, alternative methods of performing the dielectric etch steps are desirable.

SUMMARY OF THE INVENTION

- The present invention provides a system level in situ method of [18] performing the dielectric etch process, such as the three step trench etch sequence of steps 82, 84, 86 (dielectric etch, photoresist strip, stop/barrier layer open) shown in Fig. 2. Embodiments of the invention employ two different chambers in a multichamber substrate processing system in order to perform such a three step etch sequence. The method transfers the substrate to be processed between the two chambers in the multichamber system under vacuum conditions so as to not expose the substrate to an ambient between the various steps of the etch sequence.
- The inventors have found that such a two chamber in situ approach has a reduced cost of ownership as compared to either previously known ex situ systems or single chamber in situ systems. The inventors have also found that such a two chamber in situ approach provides improved etch results as compared to a single, all-in-one chamber approach when the dielectric material to be etched in the dielectric etch step is a silicon oxide material such as a carbon-doped silica glass (SiOC) film, a fluorine-doped silica glass (SiOF) film or other film that is etched with a fluorine-based 30 chemistry.
 - In one embodiment the method of the present invention is an [20] integrated etch process performed in a multichamber substrate processing system having first and second chambers. The process includes transferring a substrate having

5

10

15

20

formed thereon in a downward direction a patterned photoresist mask, a dielectric layer, a barrier layer and a feature in the substrate to be contacted into the first chamber where the dielectric layer is etched in a process that encourages polymer formation over an interior surface of the first chamber. The substrate is then transferred from the first chamber to the second chamber under vacuum conditions and, in the second chamber, is exposed to a reactive plasma, such as an oxygen plasma, to strip away the photoresist mask deposited over the substrate. After the photoresist mask is stripped, the barrier layer is etched through to the feature to be contacted in the second chamber of the multichamber substrate processing system using a process that discourages polymer formation over an interior surface of the second chamber. All three etching steps are performed in a system level *in situ* process so that the substrate is not exposed to an ambient between steps. In some specific embodiments the interior surface of the first chamber is cooled during the first etch step to promote polymer formation on the surface, and the temperature of the interior surface of the second chamber is controlled during the second etch step to minimize polymer formation.

In another embodiment the method of the present invention is an [21] integrated etch process performed in a multichamber substrate processing system having first and second chambers where the first chamber includes an interior surface that has a first roughness and the second chamber includes an interior surface that has a second roughness that is less than the first roughness. The process includes transferring a substrate having formed thereon in a downward direction a patterned photoresist mask, a dielectric layer, a barrier layer and a feature in the substrate to be contacted into the first chamber where the dielectric layer is etched in a process that encourages polymer formation over the roughened interior surface of the chamber. The substrate is then transferred from the first chamber to the second chamber under vacuum conditions and, in the second chamber, is exposed to a reactive plasma, such as an oxygen plasma, to strip away the photoresist mask deposited over the substrate. After the photoresist mask is stripped, the barrier layer is etched through to the feature to be contacted in the second chamber of the multichamber substrate processing system using a process that discourages polymer formation over the relatively smooth interior surface of the second chamber. All three etching steps are performed in a system level in situ process so that the substrate is not exposed to an ambient between steps. In some embodiments the interior surface of the first chamber has a roughness between 100 and 200 Ra and in other embodiments the roughness of the first chamber's interior surface is between 100

5

10

15

20

25

and $140\,R_a$. In some embodiments the roughness of the interior surface of the second chamber is less than or equal to $32\,R_a$.

- [22] In some embodiments the dielectric layer etched in the first chamber is either a carbon-doped silica glass layer or a fluorsilicate glass layer. Also, in some embodiments the stop layer is selected from the group consisting of a silicon nitride layer or a silicon carbide (e.g., SiC or SiCN) layer. Still further embodiments of the invention etch the dielectric layer in the first chamber with a plasma formed from a fluorocarbon gas.
- [23] These and other embodiments of the present invention, as well as its advantages and features, are described in more detail in conjunction with the text below and attached figures.

BRIEF DESCRIPTION OF THE DRAWINGS

- [24] Fig. 1 is a sectioned isometric view of a dual damascene structure for which the method of the present invention may be used to form;
 - [25] Fig. 2 is a flowchart illustrating one processing sequence that can be performed to etch the dual damascene structure shown in Fig. 1;
 - [26] Fig. 3 is a flowchart that shows the three primary steps of the dielectric etch sequence according to embodiments of the present invention;
 - [27] Fig. 4 is a simplified diagram of a multichamber substrate processing systems according to one embodiment of the present invention;
 - [28] Figs. 5A-5C are simplified diagrams illustrating various portions of a MERIE chamber which can be used as chamber A shown in Fig. 4 in some embodiments of the present invention;
 - [29] Figs. 6A-6C are simplified cross-sectional illustrations of various structures that may be etched in accordance with embodiments of the present invention;
 - [30] Fig. 7 is a chart depicting the major process trends for the main etch portion of the dielectric etch step according to one embodiment of the present invention;
- 30 [31] Fig. 8 is a chart depicting the major process trends for the main etch portion of the dielectric etch step according to another embodiment of the present invention;

5

15

20

[32] Figs. 9A-9B are simplified illustrations representing a cross-sectional view of structures etched into a substrate using techniques according to a previously known, all-in-one chamber process;

- [33] Figs. 10A-10B are simplified illustrations representing a cross-sectional view of structures etched into a substrate using techniques according to an embodiment of the present invention; and
 - [34] Fig. 11 is a simplified diagram of a multichamber substrate processing systems according to another embodiment of the present invention.

DESCRIPTION OF THE SPECIFIC EMBODIMENTS

I. Introduction

10

- [35] Fig. 3 is a flowchart that shows the three primary steps of the dielectric etch sequence according to embodiments of the present invention. As shown in Fig. 3, the dielectric etch sequence, which is expected to be one of the most common sequence of steps used by integrated circuit manufacturers to produce future integrated circuits, includes a dielectric etch step 90, a photoresist strip step 92 and a stop layer open step 94. Steps 90, 92 and 94 are used in the formation of vias in standard integrated circuit manufacturing techniques and in single damascene and dual damascene processes.
- [36] Recognizing the importance of the dielectric etch sequence to the semiconductor industry, the inventors of parent application U.S. Serial No. 09/538,443 undertook a detailed analysis of the cost of ownership of a variety of approaches used to perform the process. This analysis concluded that a system-level in situ approach that used two separate chambers in a multichamber system that transferred substrates between chambers under vacuum conditions presented significant cost of ownership benefits over either a multiple chamber ex situ approach or a single, all-in-one chamber approach. As used herein, an "all-in-one" chamber approach refers to the dielectric etch, photoresist strip and stop layer open steps all being performed in a single chamber in an in situ process.
- 30 [37] The present inventors further discovered significant performance benefits as compared to an all-in-one chamber approach when the two chamber approach included a first chamber to perform the silicon oxide (including FSG and carbon-doped silica glass films) dielectric etch step and a second chamber to perform the photoresist strip and stop layer open steps. A fluorine-containing polymer

accumulates on the interior surfaces of the walls of the chamber used to etch the silicon oxide-based dielectric material during dielectric etch step 90. When an all-in-one chamber approach is used, the inventors have found that during the subsequent oxygen stripping process, oxygen may react with and release fluorine from this polymer, which in turn, has an undesirable isotropic etching effect on the dielectric layer. This isotropic etching effect may result in an overetching of the dielectric layer including the loss of critical dimensions. The inventors refer to this undesirable effect associated with the release of fluorine during the oxygen stripping process as the "fluorine memory effect."

- [38] It is possible to eliminate or reduce the fluorine-memory effect in an all-in-one chamber approach by cleaning the polymer material from chamber walls after the dielectric etch step using a dry cleaning or similar process. Such a technique increases the cost of ownership COO of the tool, however, as the time required to perform such a clean step reduces throughput of the tool.
- memory effect by performing the dielectric etch step in a first chamber and performing the photoresist strip and stop layer open in a second, separate chamber. Embodiments of the invention execute the dielectric etch step in the first chamber in a mode that encourages polymer formation on the interior surfaces of the first chamber (sometimes referred to herein as "deposition mode[™]") and execute the photoresist strip (ashing process) and stop layer open steps in the second chamber in a mode that discourages polymer formation on the interior surfaces of the second chamber (sometimes referred to herein as "clean mode[™]"). In this manner, the fluorine polymer that accumulates on the walls of the first chamber is not exposed to the ashing process and excellent etch results are obtainable without adverse consequences of the fluorine-memory effect. Also, throughput is not reduced as cleaning the chamber walls after each dielectric etch step is not necessary. Deposition mode[™] and clean mode[™] are each trademarks of Applied Materials, the assignee of the present invention.
- [40] In order to better appreciate and understand embodiments of the present invention, reference is made to Fig. 4, which is a simplified system-level diagram of a multichamber system according to one embodiment of the present invention. The multichamber system shown in Fig. 4 may based on the Centura™ multichamber platform manufactured by Applied Materials as well as on other types of multichamber systems. It is to be understood that the present invention can be used in any multichamber system so long as wafers can be transferred from one chamber to

5

10

15

20

25

another without being exposed to the ambient of the clean room. Fig. 4 shows a four chamber Centura platform that includes two separate etch chambers (chambers A) to perform the dielectric etch step and two chambers (chambers B) to perform both the photoresist strip and stop layer open steps. It is to be understood that the positions of the chambers shown in Fig. 4 are for illustrative purposes only. The chambers can be positioned differently within the multichamber system and the multichamber system can include fewer or more chambers providing that there is at least one of each of chambers A and chambers B.

- in a system such as the multichamber system 95 shown in Fig. 4, a substrate is transferred into the multichamber substrate processing system through one of the load lock (LL) chambers. A central robot 96 then transfers a substrate from the LL chamber to the substrate processing chamber used to perform step 90 of the dielectric etch sequence, which is one of chambers A in Fig. 4. After the process in chamber A is completed the substrate is transferred by robot 96 to the next chamber, chamber B, where both the photoresist strip and stop or barrier layer etch through steps 92 and 94 are performed on the substrate. When the integrated dielectric etch sequence is completed, the substrate is again transferred to one of the LL chambers for transfer out of multichamber substrate processing system 95.
- [42] As would be understood by a person of ordinary skill in the art, when substrate processing system 95 includes multiple chambers to perform the same process step as shown in Fig. 4, two substrates can undergo processing by the system for the same process step in parallel. Thus, the embodiment of Fig. 4 allows for two substrates to simultaneously undergo the dielectric etch step while for two other substrates either the photoresist layer is being stripped or the silicon nitride layer is being etched through.
 - [43] Referring back to Fig. 3, in embodiments of the invention where the dielectric material being etched in chamber A is a silicon oxide material, such as silicon dioxide, FSG or carbon-doped silica glass, etch step 90 typically includes exposing the layer to a fluorine-containing plasma. The plasma may be formed from an etchant gas that includes one or more fluorocarbon precursors along with other constituents such as nitrogen, oxygen and/or argon. The addition of oxygen to the etchant gas helps with residue removal and helps prevent microtrenching but it reduces the selectivity to the photoresist. Nitrogen has similar but a bit milder effects as does

30

5

10

oxygen while adding argon to the process increases the physical etch component but may increase faceting (corner via chopping) or cause profile issues. Carbon monoxide may also be added in some embodiments to scavenge fluorine and oxygen ions. Examples of etchant gases that can be used in step 90 when the dielectric layer is a carbon-doped silica glass material include CF₄, N₂ and Ar; C₄F₆, O₂ and Ar; CHF₃, N₂ and Ar; and CF₄, CH₂F₂, O₂ and N₂.

- includes multiple layers or strata. In such embodiments it may be useful to use a multistep etching process in step 90 that uses different etchant chemistries to each through different strata of the dielectric layer. One example where such a multistep etch process may be beneficial is in an embodiment where a via hole is etched in step 90 and the trench dielectric material is different from the via dielectric material or when a stop layer such as layer 16 is etched between the trench and via layers. Another example includes when an overlying hard mask or antireflective layer is etched in step 90 in addition to the underlying dielectric material. In still other embodiments a multistep etch process is used where a first, main etch step etches the majority of the dielectric material and a subsequent, overetch step that is highly selective to stop on the stop or barrier layer is then employed to complete the etch process.
- [45] In some embodiments where the photoresist material stripped in step 92 is an organic photoresist material commonly used to pattern silicon oxide and similar materials, the photoresist strip step exposes the photoresist to reactive oxygen species (e.g., a plasma formed from O₂) or to reactive nitrogen and hydrogen species (e.g., a plasma formed from NH₃).
 - barrier layer is either a silicon nitride (SiN) or silicon carbide film (SiC) that may also contain nitrogen (SiCN). Similar etchant chemistries can be used to open each of these barrier layers. Typically, barrier layer open step 94 employs a low power plasma to avoid sputtering any of the underlying copper layer. In one embodiment the barrier layer open step exposes the barrier layer to a plasma formed from a fluorocarbon and nitrogen. One particular example of an etchant gas that may be used in step 94 includes CF₄ and N₂. In another embodiment the barrier layer open step is a two step process where the first step exposes the layer to a CF₄, N₂ plasma and the second step exposes it to a brief O₂ post etch plasma treatment to remove any residue that may remain in the area of the contact hole. In still other embodiments, CHF₃ and optionally O₂ are added

5

10

15

20

25

to the etchant gas in step 94 increase the etch rate and etch selectivity, respectively. Generally, higher RF power, pressure and CF_4 and N_2 flows increase the etch rate of the stop layer.

- [47] The above etch and strip processes are illustrative in nature only.

 The present invention is not limited to any particular dielectric etch, photoresist strip or stop layer open chemistries.
 - [48] As previously stated, some embodiments of the invention perform dielectric etch step 90 in chamber A using a process that encourages polymer formation on the interior surfaces of the chamber and perform photoresist strip and stop layer etch steps 92 and 94 in chamber B using a process that discourages polymer formation on the interior surfaces of the chamber. In these embodiments, both chamber A and chamber B include the capability of managing polymer formation during substrate etching.
- [49] Managing polymer formation during the dielectric etch step is a common and important function in order to obtain an accurate, particle-free etch in a number of previously known etching processes. As is known to those of skill in the art, when the dielectric layer being etched is a silicon oxide based material, the dielectric etch process typically includes a fluorine-containing etchant gas such a fluorocarbon (e.g., C_xF_y or C_xH_yF_z) gas. Etching such a silicon oxide based material with a fluorine-based plasma produces a fluorine-containing polymer that has a tendency to adhere to interior surfaces of the chamber.
 - polymer formation during the etch process by minimizing or preventing formation of polymers on the chamber walls or by forcing polymer deposition to chamber walls without particle formation or flaking as any formed particles may result in contamination problems during subsequent processing. Managing polymer formation is a complicated process as polymer formation depends on a number of variables including the gas phase chemistry of the etching process (the etchant gases, chamber pressure, plasma conditions and the material being etched, etc.) and the adhesion of the materials from the gas phase to the chamber walls (which depends on the liner material of the walls, the temperature of the walls and the surface condition of the walls among other factors).
 - [51] The etch chambers used in some embodiments of the invention include a temperature control system within the walls of each of the different chambers

25

30

to help manage polymer formation. Such a wall temperature control system can be in the form of fluid passages that circulate a heat exchange fluid, such as an ethylene glycol mixture, through the chamber walls or other appropriate means.

- [52] Embodiments of the invention encourage polymer formation on the walls of the dielectric etch chamber (chamber A) by running the chamber in what is referred to as deposition modeTM. Basically this entails operating the chamber so that, for a given etching chemistry, polymer formation is forced to the chamber walls so that during the dielectric etch process, there is always a polymer film between the plasma and the chamber walls exposed to the plasma and/or reaction byproducts. This ensures that the plasma always encounters the same material on the chamber walls throughout each dielectric etch step including from the beginning of the step to the end of the step. The thickness of this deposited polymer on the walls in these embodiment is not as important as its existence.
- [53] In these embodiments, prior to using the dielectric etch chamber to etch a wafer in a production process, the interior surfaces of the chamber are coated with a fluorine-containing polymer material during a chamber seasoning step. An example of a seasoning step is running a standard recipe with a fixed number (e.g., 25) of conditioning wafers (e.g., bare silicon or blanket photoresist wafers) as opposed to production wafers. This type of "conditioning" or "seasoning" is typically done immediately after a chamber is cleaned, but prior to processing production wafers. Seasoning recipes typically use the same gas chemistry, pressure and power as the production recipe. After the chamber is seasoned in this manner, the chamber is ready to perform dielectric layer etch step 90 on production wafers. If the chamber was not seasoned, the first wafer etched in the dielectric etch process would initially see clean chamber walls (walls without polymer formation) and would thus have different etching results than subsequent wafers.
- [54] During operation of the chamber in deposition modeTM, polymer deposition on the walls could continue until the coating thickness is sufficient to interfere with the normal operation of the process (e.g., blocking gas flow to the pump) or could become self-limiting (as in the case where the polymer is an insulating material and the surface of the polymer exposed to the plasma reaches a temperature at which no further deposition takes place). In situations where the former occurs, a clean step is used to remove the polymer formation from the chamber walls as is known to those of skill in the art before the etching process suffers deleterious effects due to

5 ·

10

15

20

25

excess polymer accumulation. After the clean step, the chamber is again seasoned before processing additional production wafers. In one embodiment, a chamber clean step is performed on chamber A after every 100-200 hours of operation.

[55] In one embodiment deposition modeTM includes cooling the chamber walls to a temperature that improves the "sticking" of volatile species that are adsorbed from the gas phase. In one particular embodiment, this includes cooling the chamber walls to 15°C or less. This temperature may vary in some embodiments depending on the chemistry of the etch step. Additionally, in some embodiments, the interior surfaces of chamber A (the chamber's interior walls where polymer formation occurs) are relatively rough. In some embodiments, interior surfaces of the chamber walls that are exposed to polymer formation are roughened above that of machined aluminum or aluminum alloy.

[56] In some embodiments of the invention, the interior surface of chamber A, which may be aluminum or an aluminum alloy, has a surface roughness ranging from about $100 R_a$ to about $200 R_a$ where R_a (the arithmetic roughness average), which is the arithmetic average of the absolute values of the measured profile height deviations, is determined by the following equation in which n is the number of height positions along the line profile, z_i is the height at position i and z is the average height.

$$R_a = \frac{1}{n} \sum_{i=1}^{n} |z_i - \overline{z}|$$

20

25

5

10

15

[57] In other embodiments the surface roughness ranges from about $110~R_a$ to about $160~R_a$. In one particular embodiment the interior surface of chamber A has a roughened aluminum or aluminum alloy with a topography resembling small rolling hills and valleys. The estimated average height of the hills above the valleys is approximately $16~\Phi m$; the estimate average distance between the hills is approximately $50~\Phi m$, depending on the grade of the aluminum. Typically, the height of the hills ranges from about $8~\Phi m$ to about $25~\Phi m$, and the distance between the center of one hill and that of an adjacent hill ranges from about $30~\Phi m$ to about $100~\Phi m$.

[58] Such a roughened surface provides pockets in the hills and valleys which provide for the accumulation of semiconductor processing byproducts, such as etch byproducts, preventing the byproducts from redepositing on the surface of

the semiconductor substrate being processed. In some embodiments a protective coating (liner material) is applied over the roughened aluminum or aluminum alloy surface in order to improve adhesion of depositing byproducts even further and improve the resistance of the chamber walls to the corrosive etchant plasma. Example protective coatings include anodic oxide, flame spray-deposited aluminum oxide, and other ceramic coatings which may be conductive or non-conductive. Preferably, the protective coating does not alter the roughness of the surface of the chamber wall exposed to polymer accumulation.

- is described in U.S. Patent Application 09/918,683, entitled "Electrochemically Roughened Aluminum Semiconductor Processing Apparatus Surfaces" filed July 27, 2001 and having Jennifer Y. Sun, Clifford C. Stow and Senh Thach as inventors. The 09/918,683 application, which is incorporated by reference herein in its entirety, describes a method of electrochemically roughening aluminum surfaces of a substrate processing chamber. In one particular embodiment, the electrochemically roughened surface is then covered with an aluminum oxide lines such that the interior surface has a roughness of between 100-140 R₂.
- [60] In contrast, polymer formation is discouraged in the second chamber by running the second chamber in clean modeTM. Basically, this entails operating the chamber so that, for a given etching chemistry, the chamber walls are in essentially the same condition after the etching process as before it, i.e., there is no polymer deposition on the chamber walls when the process begins and when it ends. This also ensures that the photoresist strip and stop layer open plasmas always encounter the same material on the chamber walls throughout each of steps 92 and 94 including from the beginning of the step to the end of the step.
- [61] Generally, running the chamber in clean modeTM means operating the chamber in a manner that discourages polymer formation on the chamber walls. Some polymer formation may occur during, for example, barrier or stop layer open step 94. In such a case, however, running the chamber in clean modeTM would mean the stop layer open step includes performing a dry cleaning process after the stop layer is etched. Because significantly less polymer formation occurs during etching of the stop layer as compared to the dielectric etch step, especially when the chamber is run in clean modeTM, the dry cleaning process that can be used to eliminate such

5

10

15

20

25

material from the chamber walls can be relatively brief and does not have a substantial impact on throughput.

operation by controlling the temperature of the chamber walls so as to not promote "sticking" of volatile species absorbed from the gas phase to the chamber walls. In one embodiment the temperature of the walls is controlled to between about 15°C and 60°C. This temperature may vary in some embodiments depending on the chemistry involved. In some specific embodiments, the temperature of the walls of the chamber in clean modeTM is kept higher than the temperature of the walls in deposition modeTM.

[63] Additionally, in some embodiments the interior surfaces of the chamber that are prone to polymer accumulation have a highly smooth surface that is less rough than the surface of the chamber A walls. In one embodiment, the surface roughness of the second chamber's interior walls that are exposed to possible polymer formation is less than about 32 R_a while in other embodiments the interior surface has a roughness of between 20-32 R_a. The interior of chamber B can be made, for example, from a highly smooth aluminum alloy coated by an overlying aluminum oxide protective film. In one particular embodiment, the aluminum alloy is an LP™ alloy (LP™ is a trademark of Applied Materials, the assignee of the present invention).

[64] The LP™ alloy has the following composition by weight %: a magnesium concentration ranging from about 3.5% to about 4.0%, a silicon concentration ranging from 0% to about 0.03%, an iron concentration ranging from 0% to about 0.03%, a copper concentration ranging from 0.02% to about 0.07%, a manganese concentration ranging from about 0.005% to about 0.015%, a zinc concentration ranging from about 0.08% to about 0.16%, a chromium concentration ranging from about 0.02% to about 0.07%, and a titanium concentration ranging from 0% to about 0.01%, with other single impurities not exceeding about 0.03% each and other total impurities not exceeding about 0.1%. Additionally, the LPTM aluminum alloy is required to meet a particular specification with respect to particulates formed from mobile impurities. Of the particulate agglomerations of impurity compounds, at least 95% of all particles must be less than 5 Φm in size. Five (5) % of the particles may range from 5 Φ m to 20 Φ m in size. Finally, no more than 0.1% of the particles may be larger than 20 Φ m, with no particles being larger than 40 Φ m. Further details of the LPTM alloy including techniques for relieving stress, for hardening and for

5

20

25

coating the alloy with aluminum oxide are disclosed in U.S. Patent Application No. 10/071,869, entitled "Halogen-Resistant, Anodized Aluminum for Use in Semiconductor Processing Apparatus" filed February 8, 2002 and having Yixing Lin, Brian T. West, Hong Wang, Shun J. Wu, Jennifer Y. Sun and Clifford S. Stow as inventors. The 10/071,869 application is incorporated by reference herein in its entirety.

- II. Brief Descriptions of Exemplary Chambers Usable in the Present Invention:
- [65] While a variety of different etch chambers can be used for chamber A as well as chamber B in a multichamber system, several example chambers are set forth below to better illustrate the concepts of some embodiments of the invention. It is to be understood that these exemplary chambers are for illustrative purposes only and that the present invention is not limited to any particular chamber type.

1. Chamber A

- [66] Chambers A are high performance etch chambers that can satisfactorily perform the dielectric etch process for integrated circuits having a minimum feature size of 0.25 µm or below. This may require, for example, etching a via with at least an aspect ratio of 6:1 with an 89° or greater vertical profile at both the top and bottom of the via to maintain the critical dimension at such feature sizes.
- shown in Fig. 4 can be a magnetically enhanced reactive ion etcher (MERIE) etch chamber, such as the MxP, MxP+, eMxP+, SuperE or eMax chambers manufactured by Applied Materials. Alternatively, chambers A can be any other type of high performance dielectric etch chamber capable of meeting the process performance requirements for the dielectric etch step while forcing polymer deposition to the chamber's walls including, for example, chambers in which a plasma is formed using inductive, microwave or ECR techniques.
- [68] An exemplary chamber A is shown in Figs. 5A to 5C, where

 Figs. 5A and 5B are simplified cross-sectional diagrams of an MERIE chamber 100 and
 Fig. 5C is a simplified schematic representation of MERIE chamber 100. Referring to
 Figs. 5A and 5B, chamber 100 includes a housing 102 having octagon-shaped outer
 walls 104 and a circular inner wall 106, which has a relatively rough surface compared

5

15

20

to the same type of wall in an exemplary chamber B, defining a reaction chamber 108. The system also includes a gas and liquid cooled pedestal/cathode assembly 110 and a wafer (substrate) exchange system 112. Pedestal 110 can be cooled to keep the substrate at a temperature of less than 120°C during a high bias power etch process in order to prevent photoresist burning. The wafer exchange system 112 cooperates with the pedestal assembly 110 to facilitate positioning a substrate 116 upon assembly 110 and removing the substrate 116 from the chamber 108 after etching.

gas manifold 114 from a gas supply system 130. The gas supply system 130 communicates with the manifold 114 and chamber 108 via supply lines 132 and conduit 134. Vacuum is supplied to the chamber and spent gases are exhausted via annular exhaust channel 136 communicating with exhaust port 138 connected to a high capacity vacuum pumping system 140 capable of evacuating the chamber to a pressure level of 5 mTorr and less. The exhaust flow is directed from the chamber 108 through holes 142 in a horizontal annular plate 144 mounted about the upper periphery of the cathode assembly 110. The plate 144 inhibits plasma penetration into the annular exhaust chamber 136.

[70] Conduit 134 routes a reactant gas such as a fluorocarbon from inlet 146 into manifold 114. The gas exits the manifold downwardly (as indicated by arrows 148. When RF power is applied to the cathode assembly 110 an etching plasma is formed in chamber processing region 150. An RF power supply system 152 supplies RF power to the reactor system 100 to generate the plasma. RF power system 152 is capable of maintaining a high bias RF power level to promote ion bombardment during the etch process.

[71] To control the plasma, the reactor system 100 further includes a number of electromagnets 118, 120, 122 and 124, typically comprising copper coils, mounted in a rectangular array, one each on alternating outer walls of the octagon-shaped housing 104. As such, adjacent coils are substantially orthogonal to one another. Each coil is substantially rectangular in shape, having opposing upper and lower portions as well as opposing left and right portions that, taken together, define an opening within the rectangular shape of the coils. Each coil is fabricated of 310 turns of 14 gauge insulated, copper wire.

[72] The array of four coils located about the periphery of the chamber places the left portion of each coil adjacent to the right portion of a

5

10

15

20

25

neighboring coil. The ends of the upper and lower portions of the coils are turned inwardly toward the reaction chamber (by approximately 45 degrees) to substantially match the shape of the octagon-shaped housing.

- [73] The remaining component parts of the reactor system depicted in Figs. 5A and 5B form an operational reactor system which can be used as chamber A in Fig. 4. Referring now to Fig. 5C, a processor 160 is utilized to control the current that is applied to the electromagnets by power supply system 162. Such current control regulates the magnitude and direction (polarity) of the currents supplied to the electromagnets, the magnitude of the magnetic fields generated by the electromagnets and a resultant magnetic field vector formed by the combined magnetic fields generated by each of the electromagnets.
- power supply 164 and 166. The computer 160 controls the current magnitude generated by each power supply. As such, the magnitude of the resultant magnetic field generated by the coils can be varied to select an etch rate and vary ion bombardment of the substrate. The current magnitudes are typically selected from a menu or table of current magnitudes in order to produce a controlled enhancement of plasma density and uniform etch rate. In response, the computer retrieves an appropriate command signal from a current magnitude table. Such current magnitude tables are stored in the memory of the computer 160.
- [75] The power supply system 162 applies the selected magnitude currents to the coils in the electromagnets while the reactor of Figs. 5A and 5B processes a substrate or wafer. During such processing, the currents applied to the coils produce a rotating magnetic field generally transverse to the plane of the wafer that results in improved uniformity of the plasma over the surface of the wafer. A similar effect can be obtained using a rotating turn table having permanent magnetics in a fixed orientation.
- [76] Some embodiments of chamber 100 include a quartz or similar window (not shown) on the top of the chamber along with an integrated optical sensor or interferometric tool (not shown in Figs. 5A-5C) that detects and measures plasma emissions reflected off the substrate surface. Integrated interferometric tools employ light wave reflection and interference phenomena to determine etch progress characteristics (e.g., depth and etch rate). In some embodiments, the interferometric signals (i.e., fringes) that are recorded at normal or off-vertical incidence as the

5

10

15

20

25

dielectric film is etched can be used to trigger etch completion once a dialed-in target depth has been achieved. Endpointing the trench etch process in this manner has the benefit of eliminating middle stop layer 16 from the dual damascene structure, which simplifies processing and reduces the overall k value of the dielectric stack. In other embodiments the optical sensor can be used to monitor the etch process to determine if the process drifts outside of certain predetermined ranges that may indicate a likelihood of decreased yield and, if so, stop the process.

- [77] Traditionally, interferometric techniques have been used for measuring blanket film thickness. However, patterned wafers produce interferometric signals that are difficult to deconvolve as multiple etch fronts contribute to the observed signal. The temporal normal reflected light intensity during etching contains frequency components introduced by etching the photoresist mask surface and the exposed dielectric surface. To extract the frequency component associated with etching dielectric films and amplify its signal-to-noise ratio, the interferometric tool used. In one embodiment of the invention, employs two techniques.
- [78] One technique uses the polarization effect. When normal incident unpolarized light is reflected from a dielectric surface, the reflectivity of the linear polarization component parallel to the direction of the trench differs from the one perpendicular to the trench. This difference is more significant when the trench width is smaller than the wavelength used for detection. At the same time, the reflectivity of both polarized components from the featureless area of photoresist is almost the same. Therefore, the ratio of these two signals can greatly reduce the interference signal from the featureless area of photoresist.
- [79] The second technique involves digital signal processing (DSP), which employs several real-time filters to average out the magnetic field and separate the undesired photoresist signal from the dielectric film signal. The real-time signal includes three frequencies originating from the photoresist (OPR), dielectric film (Oox), and the magnetic field modulation (Omas), respectively. The signal attributed to the dielectric film is that remaining after filtering has first removed the contribution from the magnetic field and then the contribution from the photoresist.
 - [80] One embodiment of the integrated rate optical sensor, referred to as an integrated rate monitor (iRMTM), uses both of the techniques described above to isolate the signal emanating from the dielectric and enhance the signal-to-noise ratio

5

10

15

20

25

(SNR). Also, the reflected light may be cross-polarized to filter out contributions from the featureless photoresist digital signal processing to further enhance the SNR. The monitor requires no external light source for its operation; instead, it uses the naturally emitted light from the plasma in the process chamber.

- [81] Another example of an MERIE reactor which could be used as chamber A is the DRM sold by Tokyo Electron of Japan, in which a rotating magnetic field transverse to the plane of the wafer is supplied by an array of permanent magnets mechanically rotating about the processing chamber. Other examples of chamber A embodiments could be high performance RIE reactors which may have multiple, separately controllable power inputs into different chamber electrodes, and which may also have power supplies operated at higher powers and frequencies, and furnishing multiple frequencies, as is well-known in the art.
- [82] Of course these are just several examples of different high performance etch chambers that could be used as chamber A shown in Fig 4. High density plasma etch chambers can be used in other embodiments. The minimum feature set that a high performance etch chamber must include to be able to perform the demanding dielectric etch step (e.g., etching a silicon oxide family material) according to the present invention includes: (1) the ability to bias the wafer to promote ion bombardment during the etch process and maintain the bias level at a relatively high power level, (2) high pumping capacity with a high capacity vacuum pump system that is capable of evacuating the chamber to a process pressure level of 50 mTorr and below and preferably to at least a pressure level of 5 mTorr, (3) a low temperature control pedestal, and (4) the capability to manage polymer formation and force polymer deposition to chamber walls without particle formation or flaking during the etch process as previously described.
- [83] A high capacity vacuum system typically includes a turbo molecular pump and a mechanical pump but can include any appropriate vacuum system that enables pressure levels of 50 mTorr or less to be accurately maintained within the chamber. A low temperature control pedestal is capable of cooling the substrate to less than 120°C or less during the etch operation in order to prevent "burning" of the photoresist. The availability of such temperature control allows process engineers to control the substrate temperature to improve etch selectivity to photoresist, increases the dielectric etch rate and prevent the photoresist from burning.

5

10

15

20

25

One particular low temperature control pedestal circulates a liquid through the pedestal that is cooled by a chiller as is known to those of skill in the art.

2. Chamber B

5

10

15

20

25

30

[84] Chambers B shown in Fig. 4 are designed to perform both the photoresist stripping operation and silicon nitride or other stop layer etching operation in a single chamber. While in one embodiment chambers B do not require the same level of ultra high performance achievable by chambers A, in other embodiments chambers B are very similar to chambers A with a primary difference being the surface roughness of the interior chamber walls that are exposed to possible polymer accumulation.

[85] In some embodiments, chambers B employ a roof and/or interior chamber walls made from quartz, ceramic or a similar material that is resistant to chemical attack. As discussed above in one embodiment, the interior walls of chamber B that are exposed to reaction byproducts are made from a highly smooth surface such as the LPTM alloy. Also, some embodiments include hardware to minimize polymer formation by controlling the temperature of the chamber walls as discussed above.

[86] In order to perform the photoresist strip and stop layer open steps satisfactorily, chambers B include a high capacity vacuum system and a bias system that, at a minimum, enables the chamber to maintain a relatively low bias power of 200 Watts or less. In one embodiment, the plasma generation system for chambers B includes a single source RF power generator coupled to a coil or rooftop electrode and a low bias RF power generator coupled to the pedestal. Low bias power is necessary to etch through the silicon nitride or other stop layer without causing excessive sputtering to the underlying copper layer in a dual damascene copper process. In some embodiments, chambers B are powered by a remote power source, such as a microwave, toroidal or inductive power source that generates plasma remotely and then flows chemically modified species or radicals into the substrate etching chamber. Chambers B may also include hardware that enables the formation of an *in situ* plasma or a remote plasma formation system to enable a plasma dry cleaning step after each photoresist strip and/or stop layer etch operation.

[87] In one embodiment, chamber B may be a MERIE chamber such as those described with respect to chamber A. One primary difference between the chamber B MERIE chamber and the chamber A MERIE chamber in one embodiment is

that the surface of the interior chamber A wall(s) is rougher than the same surfaces in chamber B. As previously stated above, in one particular embodiment, the interior wall of the chamber A MERIE chamber may be roughened to a level of over 100 R_a in order to better collect polymer byproduct deposition on the interior walls while the interior wall of the chamber B MERIE chamber may made from a relatively smooth material having a surface roughness of 32 R_a or less. An additional difference in another embodiment where both chambers A and B are MERIE chambers is that an optical sensor that detects and measures plasma emissions in order to endpoint the dielectric etch process is incorporated into chamber A while no optical sensor is included in chamber B.

[88] In other embodiments, chamber B does not include a high power RF bias system. Additionally, some embodiments of chamber B further prevent polymer formation on the chamber walls by including a gas distribution system that establishes a gas flow that pumps particles out of the chamber and into the exhaust stream by flowing a purge gas from the bottom or sidewall of the chamber.

III. Invention Examples and Experimental Results

[89] In order to further illustrate the concepts of the invention set forth below are a number of examples of etch processes according to embodiments of the present invention. The invention examples set forth below can be used to successfully pattern a damascene or dual damascene structure usable for integrated circuits having 0.18 micron critical dimensions without critical dimension loss and without adverse effects such as bowing or k-value shifts in an eMAX chamber manufactured by Applied Materials. In the examples, processes for etch step 90 are run in an eMAX chamber operated in deposition mode and processes for step 92 and, if employed, step 94 are run in an eMAX chamber operated clean mode. The eMAX chamber run in deposition mode included a standard aluminum oxide chamber liner that has a roughness of 120 ±20 R_a while the eMAX chamber run in clean mode had an LP liner coated with aluminum oxide that provided a highly smooth surface (less than 32 R_a) as discussed above. Other than this primary difference, the two eMAX chambers were substantially similar.

5

10

15

20

25

Invention Example 1

5

10

15

[90] The first example is particularly useful for a single damascene metal 1 trench etch process. In some applications it is common to form such a single damascene structure for a metal 1 layer before using a dual damascene approach to additional, overlying metal layers. Fig. 6A shows an example of a substrate 200 having a three layer dielectric stack 202 to be etched in step 90. Dielectric stack 205 includes an organic, bottom antireflective coating (BARC) 204, formed over an inorganic, dielectric antireflective coating (DARC) 206, which is formed over a Black Diamond™ layer 208. A deep UV photoresist material 210 is formed over the dielectric stack and a BloK™ layer 212 separates the dielectric stack from the underlying substrate.

[91] Table 1 set forth below shows the basic steps used to etch the dielectric material, strip the photoresist and open the barrier layer (steps 90, 92 and 94, respectively). As shown in Table 1, step 90 includes two separate steps: a first main etch step and a second over etch step that is highly selective to the underlying BloKTM material.

PROCESSES CONDITIONS FOR INVENTION EXAMPLE 1				
Parameter	Dielectric Etch		Photoresist Strip	Stop Layer Open
Gas Flows	CF ₄ 70-100 sccm N ₂ 0-100 sccm Ar 0-500 sccm	C ₄ F ₆ 10-30 sccm O ₂ 10-30 sccm 0-1000 Ar sccm	O ₂ 100-500 sccm	CF ₄ 5-30 sccm N ₂ 0-100 sccm
Source Power	300-1000 W	1000-1800 W	100-500 W	100-400 W
Pressure	100-300 mTorr	40-100 mTorr	80-400 mTorr	20-60 mTorr
B-field	0-40 Gauss	40 Gauss	0 Gauss	0 Gauss
Cathode Temp.	15°C	15°C	15°C	15°C
Wall Temp.	15°C	15°C	15°C	15°C

TABLE 1

[92] The inventors performed a number of different tests to determine the effects of varying certain process conditions and/or add additional precursor gases to the etchant gas in the main dielectric etch step. Generally, higher RF power increased the etch rate and improved microloading. It also adversely affected photoresist selectivity, striation and microtrenching, however. Adding argon and/or carbon monoxide improved microtrenching but reduced etch rate. Higher pressures tend to reduce microtrenching and improve etch rate, but they also tend to bow the

etched profile. Wall temperature and backside helium temperature can be optimized to improve etch uniformity. Fig. 7 is a chart depicting the major process trends for the main etch portion of the dielectric step set forth above in Table 1. Also, substituting N_2 and CO for O_2 and Ar in the over etch portion of the dielectric etch step resulted in no striation due to the high selectivity between this over etch chemistry and the photoresist but resulted in a tapered profile of the etched trenches.

Invention Example 2

5

10

15

20

[93] The second example is particularly useful for a via etch process such as one used to etch via 222 in substrate 220 shown in Fig. 6B. Substrate 220 includes a BARC layer 224 formed over a DARC layer 226, which is formed over a Black DiamondTM 228. Layer 228 serves as both the trench and via dielectric layers. A deep UV photoresist material 230 is formed over the dielectric stack and a BloKTM layer 232 separates the dielectric stack from the underlying substrate. A middle stop layer is not included between the trench and dielectric layers as the process relies on the iRM to endpoint the trench etch in a later step.

[94] This example etches a via in the substrate 220 using a three-step etch process as dielectric etch step 90 that is highly selective to the photoresist and bottom BloKTM layer. In the first step, the BARC layer is etched using a CF₄ plasma; the main etch step uses a CHF₃ and N₂ plasma and the final, over etch step uses a C₄F₆, O₂ and CO plasma. Further details of dielectric step 90 used in example 2 are supplied in Table 2 below. The subsequent photoresist strip step was carrier out as set forth in Example 1.

PROCESS CONDITIONS FOR INVENTION EXAMPLE 2			
Parameter	BARC Etch	Main Etch	Over Etch
Gas Flows	CF ₄ 150 sccm	CHF ₃ 10-30 sccm N ₂ 10-30 sccm Ar 500-1200 sccm	C ₄ F ₆ 10-25 sccm O ₂ 10-35 sccm CO 0-800 sccm
Source Power	700 W	600-1500 W	1000-1800 W
Pressure	100 mTorr	50-150 mTorr	20-80 mTorr
B-field	20 Gauss	0-50 Gauss	30 Gauss
Cathode Temp.	15°C	15°C	15°C
Wall Temp.	15°C	15°C	15°C

TABLE 2

[95] The inventors also performed a number of different tests to determine the effects of varying certain process conditions and/or add additional precursor gases to the etchant gas in the main dielectric etch step for example 2. Fig. 8 is a chart depicting the major process trends for the main etch portion of the dielectric step set forth above in Table 2.

Invention Example 3

5

10

15

20

[96] The third example is particularly useful for a dual damascene trench etch process such as one used to etch substrate 240 shown in Fig. 6C. Substrate 240 includes a DARC layer 242 formed over a Black DiamondTM layer 244. The Black DiamondTM layer 244 serves as both the trench and via dielectric layers and does not include a middle stop layer. A deep UV photoresist material 246 is formed over the dielectric stack and a BloKTM layer 248 separates the dielectric stack from the underlying substrate.

[97] In this example a trench may be etched in substrate 240 using a two step etch process, such as that shown in Table 3 below, as dielectric etch step 90. In the first step, the DARC layer is etched using a CF₄ plasma while the main trench etch step uses a CF₄, N₂ and Ar plasma. The subsequent photoresist strip and stop layer open steps 92 and 94 may use the same parameters as these shown in Table 1 above.

Parameter	Dielec	tric Etch
Gas Flows	CF ₄ 90 sccm	CF ₄ 30-100 sccm N ₂ 0-50 sccm Ar 0-500 sccm
Source Power	300 W	300-1000 W
Pressure	100 mTorr	100-400 mTorr
B-field	0 Gauss	0-40 Gauss
Cathode Temp.	15°C	15°C
Wall Temp.	15°C	15°C

TABLE 3

[98] Increasing the RF power in the dielectric etch step increases the etch rate and improves microloading. It also adversely affects photoresist selectivity,

striation and microtrenching, however. Higher pressures tend to improve microtrenching, etch rate, corner faceting and photoresist selectivity, but also tend to bow the etched profile. High Ar flows improve microloading while the absence of N_2 gas generally give a bowing trench profile and lower photoresist selectivity. High Ar and/or N_2 flows, however, create more faceting.

Comparison Tests

5

10

15

20

[99] In order to prove the effectiveness of the present invention, tests comparing the three step etch process according to the present invention to an all-in-one three step etch process performed in a single chamber according to previously known technique were also performed. These tests etched a dual damascene trench such as that shown in Fig. 6C in a multilayer dielectric stack that included a DARC layer formed over a Black DiamondTM layer which was in turn formed over a BloKTM barrier layer.

[100] The tests that used the all-in-one chamber approach used an eMAX chamber manufactured by Applied Materials that had a standard liner. The chamber was run in dep mode during step 90 and in clean mode during steps 92 and 94. The parameters used in the all-in-one dielectric etch step and photoresist strip step are set forth below in Table 4. As evident in Table 4, the dielectric etch step according to this previously known process included a two-step etch process where the first step etched the DARC layer and the second step etched the main dielectric layer.

Parameter	DARC Etch	Main Etch	Photoresist Strip	
Gas Flows	CF ₄ 90 sccm	CF ₄ 80 sccm	O ₂ 250 sccm	
		N_2 20 sccm		
		100 Ar sccm		
Source Power	300 W	500 W	200 W	
Pressure	100 mTorr	200 mTorr	80 mTorr	
B-field	0 Gauss	10 Gauss	0 Gauss	
Cathode Temp.	15°C	15°C	15°C	
Wall Temp.	15°C	15°C	15°C	
Inner He Zone	16 torr	10 torr	8 torr	
Outer He Zone	10 torr	10 torr	16 torr	

TABLE 4

[101] When run as part of an all-in-one process, the etch step and photoresist strip process shown in Table 4 produced trenches that suffered critical dimension loss and exhibited signs of bowing. Drawings depicting a cross-sectional view of these trenches as seen in SEM photographs are shown in Fig. 9A. The trenches showed similar profiles at both the center and edges of the substrate. Also, in areas where the vias were formed, the all-in-one process overetched the via even etching through the underlying BloKTM barrier layer. Drawings depicting a cross-sectional view of this over etching process as seen in SEM photographs are shown in Fig. 9B.

[102] In contrast, tests conducted according to an embodiment of the present invention where separate chambers having different roughness liners were used produced trenches in which the critical dimensions were accurately preserved and vias that stopped on the stop layer. Drawings depicting the trench and via areas of the process of in areas of a substrate similar to those shown in Figs. 9A and 9B are shown in Figs. 10A and 10B, respectively. Table 5, below, sets forth the parameters used in this experiment. As shown in Table 5, etch step 90 included separate DARC and main etch steps as was done in the all-in-one chamber approach.

Parameter	DARC Etch	Main Etch	Photoresist Strip
Gas Flows	CF ₄ 90 sccm	CF ₄ 80 sccm N ₂ 20 sccm Ar 100 sccm	O ₂ 250 sccm
Source Power	300 W	500 W	200 W
Pressure	100 mTorr	200 mTorr	80 mTorr
B-field	0 Gauss	10 Gauss	0 Gauss
Cathode Temp.	15°C	15°C	15°C
Wall Temp.	15°C	15°C	15°C
Inner He Zone	16 torr	10 torr	8 torr
Outer He Zone	10 torr	10 torr	16 torr

TABLE 3

IV. Additional Embodiments of the Present Invention

[103] In still other embodiments of the present invention, additional chambers are added to a multichamber system in order to perform a contact clean step and/or optically measure the critical dimensions (CD) of features etched in chambers A and B prior to depositing copper barrier and seed layers over the substrate. Fig. 11

20

5

10

shows one embodiment of such a system 98 that further includes a chamber C and a chamber or tool D. Importantly, substrates can be transferred between chambers A, B, C and D by one or more robots 99 without being exposed to the clean room ambient.

[104] In one embodiment, chamber C is a wet cleaning chamber that exposes the substrate to vapor of a solvent such as EKT or water as is known to those of skill in the art in order to remove polymer or other residuals build up, if any, within the etched structure. Chamber C includes a spraying/vaporizing nozzle that sprays the solvent at a high vapor pressure so that the solvent evaporates after reaching the substrate. The solvent is sprayed over the substrate while the substrate is positioned on a spinning pedestal in order to achieve a uniform coating across the entire surface of the substrate. It is important that the solvent evaporate so that when the substrate is transferred out of chamber C by the central robot through the center wafer transfer chamber, liquid solvent does not drip off the substrate and contaminate the wafer transfer area.

[105] In other embodiments chamber C is a plasma chamber that exposes the substrate to an etchant gas such as an *in situ* dry cleaning process. In still other embodiments chamber C exposes the substrate to a supercritical fluid that has the density of a gas and the solubility of a liquid.

[106] After removing polymer and/or other residue from within the trenches in chamber C, the substrate may be transferred to chamber or tool D to measure the critical dimensions of the etched trenches. Embodiments of the invention perform a residue removal step in chamber C prior to transferring the substrate into chamber/tool D because the polymer and other material that may be stuck within the etched trenches after step 94 would interfere with any critical dimension measurements taken in chamber/tool D.

[107] In one embodiment, chamber/tool D is a NanoSpec 9000 CD manufactured by Nanometrics. The NanoSpec 9000 can measure critical dimensions (CDs) below 0.10 microns including measuring CDs at both the top and bottom of trenches. It uses a diffracted light signature technique that provides a high throughput, low cost means of performing CD measurements. The NanoSpec 9000 uses multiple wavelengths and a normal incidence angle to perform its CD analysis in real time by referencing a library of previously measured CD results for specific line –profile characteristics. Other embodiments may use different tools to measure the CD of etched trenches.

5

10

15

20

25

[108] Some embodiments of the invention take CD measurements on every wafer processed in system 98. Other embodiments take measurements from only every X wafers where X is an integer that may range, for example, from 2 to 25. Embodiments of the invention use the CD measurements taken in tool D to provide 5 feedback to future dielectric etch sequences performed in chambers A and B. If, for example, tool D detects that CD measurements do not meet manufacturers' specifications for a particular substrate, a controller may shut system 100 done so that the reason for the deviation outside of the specs range may be determined and fixed. This may prevent the processing of numerous subsequent substrates that would also likely have trenches etched with CDs outside of the manufacturer specifications and therefore have unacceptably low yields.

[109] Having fully described at least one embodiment of the present invention, other equivalent or alternative methods of practicing the present invention will be apparent to those skilled in the art. For example, while the present invention was primarily described in conjunction with a via-first dual damascene etch process. the invention is applicable to any dielectric etch process that etches through a primary dielectric layer and an etch stop layer and requires stripping a photoresist layer. Accordingly, the invention is applicable to a trench-first, self-aligned (e.g., the middle stop layer is patterned so that the trench and via etch can be done at the same time), dual hard mask and bi-layer resist dual damascene etch process as well as single damascene processes and non-damascene processes. Also, while examples of the invention included etching a Black Diamond™ SiOC layer, the invention is applicable to other SiOC layers such as Coral™ films and Aurora™ films. These equivalents and alternatives along with the understood obvious changes and modifications are intended to be included within the scope of the present invention.

10

15

20

WHAT IS CLAIMED IS:

1	 An integrated etch process performed in a multichamber 				
2	substrate processing system having first and second chambers, said process comprising:				
3	transferring a substrate having formed thereon in a downward direction a				
4	patterned photoresist mask, a dielectric layer and a barrier layer into said first chamber;				
5	etching said dielectric layer in said first chamber to transfer said pattern				
6	into said dielectric layer, wherein said etching process is run in a mode that encourages				
7	polymer formation on an interior surface of said first chamber;				
8	transferring the substrate from said first chamber to said second chamber				
9	under vacuum conditions; and				
10	in said second chamber, stripping the photoresist mask and subsequently				
11	etching said barrier layer prior to exposing said substrate to an ambient, wherein said				
12	barrier layer etching process is run in a mode that discourages polymer formation on an				
13	interior surface of said second chamber.				
1	2. The process of claim 1 wherein said etching step in said first				
2	chamber includes cooling said interior surface of said first chamber to a first				
3	temperature.				
1	3. The process of claim 2 wherein said etching step in said second				
2	chamber includes controlling a temperature of said interior surface of said second				
3	chamber to a second temperature to minimize polymer formation on said surface.				
1	4. The process of claim 3 wherein the first temperature is less than				
2	the second temperature.				
1	5. The process of claim 1 wherein said dielectric layer is either a				
2	carbon-doped silica glass layer or a fluorsilicate glass (FSG) layer.				
_					
1	6. The process of claim 5 wherein said barrier layer is selected from				
2	the group consisting of a silicon nitride layer or a silicon carbide layer.				
1	7. The process of claim 5 wherein said dielectric layer is etched in				
2	said first chamber with a plasma formed from a fluorocarbon gas.				
-	AME				

1	8. The process of claim 7 wherein said fluorocarbon gas comprises			
2	C_4F_6 .			
1	9. The process of claim 8 wherein said multichamber system			
2	further includes a third chamber and a tool to measure a critical dimension of a			
3	structure etched in said first and second chambers, wherein said methods further			
4	comprises:			
5	after said stop layer is etched in said second chamber, transferring the			
6	substrate to said third chamber to clean the etched wiring pattern; and			
7	thereafter, transferring said substrate to said tool to measure a critical			
8	dimension associated with said etched structures;			
9	wherein said substrate is not exposed to a clean room or others ambient			
10	between being transferred into said first chamber and being transferred into said tool.			
1	10. The process of claim 1 wherein the step of etching said dielectric			
2	layer includes exposing the layer to a plasma formed from an etchant gas comprising			
3	C ₄ F ₆ .			
1	11. The process of claim 10 wherein the barrier layer is a silicon			
2	carbide layer.			
1	12. An integrated etch process performed in a multichamber			
2	substrate processing system having first and second chambers, said process comprising:			
3	transferring a substrate having formed thereon in a downward direction a			
4	photoresist mask patterned according to a pattern, a dielectric layer and a barrier layer			
5	into said first chamber, wherein an interior surface of said first chamber has a first			
6	surface roughness;			
7	etching said dielectric layer in said first chamber to transfer said pattern			
8	into said dielectric layer, wherein said etching process is run in a mode that encourages			
9	polymer formation on said interior surface of said first chamber;			
10	transferring the substrate from said first chamber to said second chamber			
11	under vacuum conditions, wherein an interior surface of said second chamber has a			
12	second surface roughness that is less than said first surface roughness; and			
13	in said second chamber, stripping the photoresist mask and subsequently			
14	etching said barrier layer prior to exposing said substrate to an ambient, wherein said			

barrier layer etching process is run in a mode that discourages polymer formation on
 said interior surface of said second chamber.

- 1 13. The process of claim 12 wherein said dielectric layer is either a carbon-doped silica glass layer or a fluorsilicate glass (FSG) layer.
- 1 14. The process of claim 13 wherein said barrier layer is selected 2 from the group consisting of a silicon nitride layer or a silicon carbide layer.
- 1 15. The process of claim 13 wherein said dielectric layer is etched in 2 said first chamber with a plasma formed from a fluorocarbon gas.
- 1 16. The process of claim 12 wherein said interior surface of said first 2 chamber has a roughness between about 100 and 200 R_a .
- 1 17. The process of claim 12 wherein said interior surface of said first chamber has been roughened above that of machined aluminum.
- 1 18. The process of claim 16 wherein said interior surface of said first 2 chamber has a roughness of between 100 and 140 R_a.
- 1 19. The process of claim 18 wherein said interior surface of said first chamber comprises an aluminum oxide coating.
- 1 20. The process of claim 12 wherein said interior surface of said 2 second chamber has a roughness of less than 32 R_a.
- 1 21. The process of claim 12 wherein said multichamber system 2 further includes a third chamber and a tool to measure a critical dimension of a 3 structure etched in said first and second chambers, wherein said method further 4 comprises:
- after said stop layer is etched in said second chamber, transferring the substrate to said third chamber to clean the etched wiring pattern; and
- thereafter, transferring said substrate to said tool to measure a critical dimension associated with said etched structures;
- wherein said substrate is not exposed to a clean room or others ambient between being transferred into said first chamber and being transferred into said tool.

1	•	22.	The process of claim 12 wherein the step of etching said		
2	dielectric layer includes exposing the layer to a plasma formed from an etchant gas				
3	comprising C ₄]	F ₆ .			
1 2	carbide layer.	23.	The process of claim 22 wherein the barrier layer is a silicon		
1		24.	The process of claim 12 wherein said pattern is a wiring pattern.		
1	:	25.	An integrated trench etch process performed in a multichamber		
2	substrate processing system having first and second chambers, said process comprising:				
3	1	transfe	erring a substrate having formed thereon in a downward direction a		
4	patterned photoresist mask, a silica glass dielectric layer and a barrier layer into said				
5	first chamber, v	vherei	n said photoresist mask is patterned according to a wiring pattern		
6	and wherein an interior surface of said first chamber has a roughness of at least 100 R _a ;				
7	6	etching	g said dielectric layer in said first chamber to transfer said wiring		
8	pattern into said dielectric layer, wherein said etching process is run in a mode that				
9	encourages poly	ymer f	ormation on said roughened interior surface of said first chamber;		
10	t	ransfe	rring the substrate from said first chamber to said second chamber		
11	under vacuum conditions, wherein an interior surface of said second chamber has a				
12	roughness of less than that of said interior surface of said first chamber; and				
13	i	n said	second chamber, stripping the photoresist mask and subsequently		
14	etching said barrier layer prior to exposing said substrate to an ambient, wherein said				
15	barrier layer etching process is run in a mode that discourages polymer formation on				
16	said interior sur	face o	f said second chamber.		
1	2	6.	The process of claim 20 wherein said etching step in said first		
2			ling said interior surface of said first chamber.		
1	2	7.	The process of claim 21 wherein said etching step in said second		
2	chamber includes controlling a temperature of said interior surface of said second				
3	chamber to mini	mize _l	polymer formation on said surface.		
1	2	8.	The process of claim 25 wherein the roughness of the interior		
2	surface of the se		chamber is less than 32 R _a .		

The process of claim 25 wherein the roughness of the interior 29. 1 surface of the second chamber is between about 20 and 32 R_a. 2 The process of claim 28 wherein said dielectric layer is either a 30. 1 carbon-doped silica glass layer or a fluorsilicate glass (FSG) layer. 2 The process of claim 30 wherein said barrier layer is selected 31. 1 from the group consisting of a silicon nitride layer or a silicon carbide layer. 2 The process of claim 30 wherein said interior surface of said first 32. 1 chamber has a roughness of between 100 and 140 R_{a} . 2 An integrated damascene trench etch process performed in a 33. 1 multichamber substrate processing system having first and second chambers, said 2 process comprising: 3 transferring a substrate having formed thereon in a downward direction a 4 patterned photoresist mask, a carbon-doped silica glass dielectric layer and a stop layer 5 into said first chamber, wherein said photoresist mask is patterned according to a wiring 6 pattern wherein an interior surface of said first chamber that is prone to polymer 7 accumulation has a roughness of at least 100 Ra, 8 etching said dielectric layer in said first chamber to transfer said wiring 9 pattern into said dielectric layer, wherein said etching process is run in a mode that 10 encourages polymer formation on an interior surface of said first chamber and wherein 11 said etching process is endpointed using interferometric signals detected by an optical 12 sensor during said etching process; 13 transferring the substrate from said first chamber to said second chamber 14 under vacuum conditions, wherein an interior surface of said second chamber that is 15 prone to polymer accumulation has a roughness less than that of said first chamber 16 interior surface; and 17 in said second chamber, stripping the photoresist mask and subsequently 18 etching said stop layer prior to exposing said substrate to an ambient, wherein said stop 19

layer etching process is run in a mode that discourages polymer formation on an

interior surface of said second chamber.

20


21

1	34. The process of claim 33 wherein the roughness of the interior
2	surface of the second chamber is less than 32 R _a .
1	
1	35. The process of claim 34 wherein said interior surface of said first
2	chamber has a roughness between about 100 and 200 R _a .
1	36. The process of claim 34 wherein said interior surface of said first
2	chamber has a roughness of between 100 and 140 R_a .
	o la composition and the region of the composition
1	37. The method of claim 34 wherein the interior surfaces of said first
2	and second chambers are each aluminum oxide liners formed over an aluminum wall.
1	29 The result of the control of the c
	38. The process of claim 33 wherein said stop layer is a silica
2	carbide layer and the step that etches said dielectric layer exposes the dielectric layer to
3	a plasma formed from an etchant gas comprising C ₄ F ₆ at an end portion of the etching
4	step.
1	39. An integrated etch process performed in a multichamber
2	substrate processing system having first and second chambers, said process comprising:
3	transferring a substrate having formed thereon in a downward direction a
4	patterned photoresist mask, a dielectric layer and a barrier layer into said first chamber;
5	etching said dielectric layer in said first chamber to transfer said pattern
6	
7	into said dielectric layer, wherein during said etching process an interior surface of said
8	first chamber is cooled to a first temperature to encourage polymer formation on said
9	interior surface of said first chamber;
	transferring the substrate from said first chamber to said second chamber
10	under vacuum conditions; and
11	in said second chamber, stripping the photoresist mask and subsequently
12	etching said barrier layer prior to exposing said substrate to an ambient, wherein during
13	said barrier layer etching a temperature of an interior surface of said second chamber is
14	controlled to a second temperature to discourage polymer formation on said interior
15	surface of said second chamber.
1	40. The process of claim 39 wherein said first temperature is less
2	than said second temperature.
_	1

1 41. The process of claim 40 wherein said first and second into surfaces of said first and second chambers are both interior surfaces of a chamber the surfaces of said first and second chambers are both interior surfaces of a chamber the surfaces of a chamber the surfaces of a chamber the second temperature. 1 42. The process of claim 41 wherein the first temperature is 1 the second temperature. 1 43. The process of claim 42 wherein said dielectric layer is e carbon-doped silica glass layer or a fluorsilicate glass (FSG) layer. 1 44. The process of claim 42 wherein said barrier layer is selected from the group consisting of a silicon nitride layer or a silicon carbide layer. 1 45. The process of claim 44 wherein said dielectric layer is e said first chamber with a plasma formed from a fluorocarbon gas.	
the second temperature. 1	
the second temperature. 1	ess than
1 43. The process of claim 42 wherein said dielectric layer is end carbon-doped silica glass layer or a fluorsilicate glass (FSG) layer. 1 44. The process of claim 42 wherein said barrier layer is selected from the group consisting of a silicon nitride layer or a silicon carbide layer. 1 45. The process of claim 44 wherein said dielectric layer is end said first chamber with a plasma formed from a fluorocarbon gas.	000 111111
carbon-doped silica glass layer or a fluorsilicate glass (FSG) layer. 1	
1 44. The process of claim 42 wherein said barrier layer is selected from the group consisting of a silicon nitride layer or a silicon carbide layer. 1 45. The process of claim 44 wherein said dielectric layer is expected as a said first chamber with a plasma formed from a fluorocarbon gas.	ither a
1 44. The process of claim 42 wherein said barrier layer is selected from the group consisting of a silicon nitride layer or a silicon carbide layer. 1 45. The process of claim 44 wherein said dielectric layer is expected as a said first chamber with a plasma formed from a fluorocarbon gas.	
from the group consisting of a silicon nitride layer or a silicon carbide layer. The process of claim 44 wherein said dielectric layer is estaid first chamber with a plasma formed from a fluorocarbon gas.	cted
1 45. The process of claim 44 wherein said dielectric layer is e 2 said first chamber with a plasma formed from a fluorocarbon gas.	otod
2 said first chamber with a plasma formed from a fluorocarbon gas.	
2 said first chamber with a plasma formed from a fluorocarbon gas.	tched in
and the second for an analysis and an analysis analysis and an ana	
1 46. The process of claim 45 wherein said fluorocarbon gas	
2 comprises C_4F_6 .	
1 47. A multichamber substrate processing system comprising	:
a first plasma etch chamber having an interior wall that at least p	artially
defines a plasma processing region of the first chamber, wherein said interior v	all has a
4 surface having a first surface roughness;	
5 a second plasma etch chamber having an interior wall that at lea	st
6 partially defines a plasma processing region of the second chamber, wherein sa	
7 interior wall has a surface having a second surface roughness that is less than s	aid first
8 surface roughness; and	
a substrate transfer chamber coupled to the first and second plas	ma etch
10 chambers; and	
a substrate handling member situated within the substrate transf	
chamber, said substrate handling member adapted to transfer substrates to and	from the
13 first and second plasma etch chambers.	
1 48. The multichamber substrate processing system of claim	
wherein the surface of said first interior wall is an aluminum oxide chamber li	47
wherein the surface of said second interior wall is also an aluminum oxide cha	
4 liner.	ner and

Ī	49.	The multichamber substrate processing system of claim 47
2	wherein the second s	urface roughness is less than 32 R _a .
1	50	
1	50.	The multichamber substrate processing system of claim 47
2	wherein the first surf	ace roughness is between about 100 and 200 R _a
1	51.	The multichamber substrate processing system of claim 47
2	wherein the first surf	ace roughness is between 100 and 140 R _a .
_	wholem the mst suit	ace roughness is between 100 and 140 R ₂ .
1	52.	The multiple makes substante and accident to the Colin 177
1	32.	The multichamber substrate processing system of claim 47
2	wherein the second s	urface roughness is less than 32 R _a and wherein the first surface
3	roughness is between	100 and 140 R _a .








FIG. 3





FIG. 4






FIG. 5B






FIG. 5C





7/9

Increasing	BD ER	PR Sel	u-loading	Non-Unif.	U-trench
CF4	↑	1	↑		
N2	\uparrow		\uparrow		
Ar	\downarrow		\		\uparrow
CO	1	↑	\downarrow		
O2	↑		\downarrow		
CHF3	1	\			
Pressure	↑	· 1	↑	Edge fast	1
Power	$\uparrow \uparrow$	↑	↑	\downarrow	$\uparrow \uparrow$
B-Field	↑	↑	*******	Edge fast	

FIG. 7

		Е	D-I ER	PR sel.	Non-UN	u-loading	Striations
1000 < 1500	Power	*	**	*		4	A A
$100 < \frac{150}{75}$		≱	41 ***		*	•	A
1000 < 1200	Ar	*	A		*	*	
	O2	*	A	*		*	*
500 100	CO (w/o Ar)	*	A	. * *	wassed	* *	*

FIG. 8




FIG. 9A




FIG. 9B




FIG. IOA




FIG. IOB

9/9




FIG. 11



(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 2 October 2003 (02.10.2003)

PCT

(10) International Publication Number WO 2003/081645 A3

H01L 21/00, (51) International Patent Classification⁷: 21/311

(21) International Application Number:

PCT/US2003/007485

(22) International Filing Date: 10 March 2003 (10.03.2003)

(25) Filing Language:

English

(26) Publication Language:

English

(81) Designated States (national): CN, JP, KR, SG.

(30) Priority Data:

60/365,962 10/379,439

19 March 2002 (19.03.2002) US 3 March 2003 (03.03.2003)

(71) Applicant: APPLIED MATERIALS, INC. [US/US]; P.O. Box 450A, Santa Clara, CA 95052 (US).

(72) Inventors: HSIEH, Chang-Lin; 1071 Regency Knoll Drive, San Jose, CA 95129 (US). MA, Diana, Xiaobing; 19600 Kilt Court, Saratoga, CA 95070 (US). SHIEH, Brian, Sy Yuan; 3727 Louis Road, Palo Alto, CA 94303 (US). YIN, Gerald, Zheyao; 5511 Country Club Parkway, San Jose, CA 95138 (US). SUN, Jennifer; 9964 Alpine Terrace, Sunnyvale, CA 94086 (US). THACH, Senh; 32257 Jean Drive, Union City, CA 94587 (US). LUO, Lee; 222 Burnswick Place, Fremont, CA 94539 (US). BJORKMAN, Claes, H.; 1532 California Street #5, Mountain View, CA 94041 (US).

(84) Designated States (regional): European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR).

(74) Agents: SHAFFER, William, L. et al.; TOWNSEND AND TOWNSEND AND CREW LLP, Two Embarcadero

Center, 8th Floor, San Francisco, CA 94111-3834 (US).


Published:

with international search report

(88) Date of publication of the international search report: 15 April 2004

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: AN INTEGRATED IN-SITU ETCH PROCESS PERFORMED IN A MULTICHAMBER SUBSTRATE PROCESSING **SYSTEM**



(57) Abstract: An integrated in situ etch process performed in a multichamber substrate processing system having first and second etching chambers. In one embodiment the first chamber includes an interior surface that has been roughened to at least 100 Ra and the second chamber includes an interior surface that has a roughness of less than about 32 Ra. The process includes transferring a substrate having formed thereon in a downward direction a patterned photoresist mask, a dielectric layer, a barrier layer and a feature in the substrate to be contacted into the first chamber where the dielectric layer is etched in a process that encourages polymer formation over the roughened interior surface of the chamber. The substrate is then transferred from the first chamber to the second chamber under vacuum conditions and, in the second chamber, is exposed to a reactive plasma such as oxygen to strip away the photoresist mask deposited over the substrate. After the photoresist mask is stripped, the barrier layer is etched through to the feature to be contacted in the second chamber of the multichamber substrate processing system using a process that discourages polymer formation over the relatively smooth interior surface of the second chamber. All three etching steps are performed in a system level in situ process so that the substrate is not exposed to an ambient between steps. In some embodiments the interior surface of the first chamber has a roughness between 100 and 200 Ra and in other embodiments the roughness of the first chamber's interior surface is between 110 and 160 Ra.

INTERNATIONAL SEARCH REPORT

A CLAS	SIEIC ATION OF GUE	Р	CT/US 03/07485
ÎPC 7	SIFICATION OF SUBJECT MATTER H01L21/00 H01L21/311		
According	to International Patent Classification (IPC) or to both national class	sification and IPC	
Minimum	S SEARCHED documentation searched (classification system followed by classification system followed by clas	fication symbols)	
IPC 7	HO1L C23C GO3F B44C	ication symbols)	
Dogument			
Document	ation searched other than minimum documentation to the extent the	nat such documents are included	in the fields searched
Electronic	data base consulted during the international search (name of data	han and wh	
EPO-Ir	nternal, WPI Data, INSPEC, COMPENDE	a base and, where practical, sear TY	rch terms used)
	Ziver Edy, Com Engle	٠.٨	
	ENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the	relevant passages	Relevant to claim No.
Υ	US 6 211 092 B1 (DING JIAN ET	AL \	
	3 April 2001 (2001-04-03)		1-8,10, 39
	column 5, line 33 -column 14, l claims; figures	ine 62;	
Υ			
'	US 2002/022281 A1 (LANG JOHN E 21 February 2002 (2002-02-21)	T AL)	1-8,10,
	abstract; claims		39
Α	US 2001/008226 A1 (DING JIAN ET	r Al)	1 0 10
	19 July 2001 (2001-07-19)	, ,,,,	1-8,10, 12-15,
			22,24,
			26,27, 30,31,
1	page 1, paragraph 8 -page 7, par	agraph 63:	33,39-47
	claims	J	
		-/	
X Furthe	er documents are listed in the continuation of box C.	X Patent family member	rs are listed in annex.
	gories of cited documents :	"T" later document published a	for the interestional Co.
CONSIGE	t defining the general state of the art which is not red to be of particular relevance	cited to understand the pri	conflict with the application but include or theory underlying the
ming date		"X" document of particular roles	Once the state of
	which may throw doubts on priority claim(s) or cited to establish the publication date of another or other special reason (as specified)	involve an inventive step w "Y" document of particular relevant	when the document is taken alone
O' document other me	t referring to an oral disclosure, use, exhibition or cans	document is combined with	one or more other such dans
'P' document later that	published prior to the International filing date but n the priority date claimed	in the art. *&* document member of the sa	eing obvious to a person skilled
Date of the ac	iual completion of the international search	Date of mailing of the Intern	
6 .	January 2004	14/01/2004	
lame and mai	ling address of the ISA	Authorized officer	
	European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,		
	Fax: (+31-70) 340-3016	Hoffmann, N	
m PCT/ISA/210	(second sheet) (July 1992)		

Form PCT/ISA/210 (second sheet) (July 1992)

INTERNATIONAL SEARCH REPORT

PCT/US 03/07485

2 (2	The second secon	FC1/US U3/U/485
C.(Continu Category °	ation) DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 622 565 A (YE YAN ET AL) 22 April 1997 (1997-04-22)	1,12,21, 25,33, 39,47
	the whole document	
A	WO 00 26954 A (APPLIED MATERIALS INC) 11 May 2000 (2000-05-11) the whole document	1,12,21, 25,33,39
Ą	US 5 902 704 A (SCHOENBORN PHILIPPE ET AL) 11 May 1999 (1999-05-11)	1,9,12, 21,25, 33,39,47
	column 1, line 65 -column 6, line 19; claims; figure 6	33,39,47
A	EP 1 049 133 A (APPLIED MATERIALS INC) 2 November 2000 (2000-11-02) page 2, line 58 -page 5, line 21; claims	12,25, 33,47
A	US 6 296 988 B1 (LEE BOK-HYUNG) 2 October 2001 (2001-10-02) column 2, line 13 -column 3, line 13; claims 28-30	1,12,25, 33,39
A	EP 0 709 488 A (SHINETSU HANDOTAI KK) 1 May 1996 (1996-05-01)	1-4,12, 25-27, 33,39-42
	column 2, line 25 -column 8, line 5; claims	33,33 42
		_
		,

Form PCT/ISA/210 (continuation of second sheet) (July 1992)

INTERNATIONAL SEARCH REPORT

n patent family members

PCT/US 03/07485

						101/03	03/0/485
dte	atent document d in search report		Publication date		Patent family member(s)		Publication date
US	6211092	B1	03-04-2001	JP WO US US US	2002520853 0003432 2002142598 2001000246 2001004552	2 A1 3 A1 5 A1	09-07-2002 20-01-2000 03-10-2002 12-04-2001 21-06-2001
US	2002022281	A1	21-02-2002	US	2003045101	A1	06-03-2003
US 	2001008226	A1	19-07-2001	JP WO	2002525840 0014793		13-08-2002 16-03-2000
US	5622565	Α	22-04-1997	EP JP US	0648861 7316820 5578131	Α	19-04-1995 05-12-1995 26-11-1996
WO	0026954	Α	11-05-2000	WO	0026954	A1	11-05-2000
US	5902704	Α	11-05-1999	NONE	~~~~~~		
EP	1049133	A	02-11-2000	EP JP TW	1049133 2000332003 466548	Α	02-11-2000 30-11-2000 01-12-2001
us	6296988	B1	02-10-2001	KR	262506	B1	01-09-2000
EP	0709488	A	01-05-1996	JP JP EP US	3094816 8124865 0709488 6048793	A A1	03-10-2000 17-05-1996 01-05-1996 11-04-2000

Form PCT/ISA/210 (patent tamily annex) (July 1992)